


Library Characterization and Static Timing Analysis of Single-Track Circuits in GasP

Swetha Mettala Gilla

Master of Science Thesis Defense
Maseeh College of Engineering and Computer Science

 **Portland State UNIVERSITY**
29 October 2010

Acknowledgements

Thesis Committee

- Dr. Xiaoyu Song (chair) (ECE)
- Dr. Douglas V. Hall (ECE)
- Dr. Christof Teuscher (ECE)
- Marly Roncken (CS, ARC)

Special Thanks

- Ivan Sutherland (ECE, ARC)

Master of Science Thesis Defense Slide 2


Introduction: GasP

Fast Asynchronous Symmetric Pulse Protocol

- Uses Single-Track Handshake signaling
- Light-weight in area and in power
- Flexible elastic communication

Flexibility + High Speed + Low Power + Low Area

- Makes an excellent circuit family for on-chip communication



More details on:

- <http://arc.cecs.pdx.edu>

Important for Multi-core and Parallel systems

Master of Science Thesis Defense Slide 3

Introduction (2): Single-Track Handshaking

- Bi-directional 1-wire communication
- Request=high, Acknowledge=low
- 2-phase return-to-zero handshake


requires FAITH in engineering and tools

ASSUMPTION-1:

- The brief drive is long enough to get the transition to the other end

ASSUMPTION-2:

- Voltage observed at the near-end reflects the voltage at the far-end



Master of Science Thesis Defense Slide 4

Introduction (3): Putting Things in Perspective

FAITH versus MEASUREMENT

- In GasP we use FAITH where we CAN
- and MEASUREMENT where we MUST

Thesis Goal:

- Develop a timing validation flow
- that translates FAITH into MEASUREMENT

Scope:

- GasP is the study target
- but the results apply also to other single-track families

Master of Science Thesis Defense Slide 5

Introduction (4): Timing Validation Flow

FAITH
GasP Circuits

Generate Timing Constraints

Analyze (U.Utah)

- Ken Steven
- Yang Xu

GasP extension (PSU)

- Xiaoyu Song
- Hoon Park
- Anping He
- Jea-Woo Park
- ARC

Library Characterization

PSU: Swetha **NEW**

Look Up Tables

Static Timing Analysis

Synopsys PrimeTime (USC)

- Peter Beerel
- Prasad Joshi
- Mallika Prakash

Timing Reports

MEASUREMENT

GasP Black Box Model

Master of Science Thesis Defense Slide 6

Outline

- GasP and its Relative Timing Constraints
- Library Characterization
 - Partition Relative Timing Constraints
 - Generate Simulation Environment
 - Generate Look Up Tables
- Static Timing Analysis
 - Run USC flow with my Look Up Tables
 - Inspect Timing Reports
- Conclusion and Future Work

Master of Science Thesis Defense Slide 7

6-4 GasP

Cycle time: 6 gates FORWARD + 4 gates REVERSE = 10

Master of Science Thesis Defense Slide 8

6-4 GasP

Relative Timing Constraint RT2:
FORWARD delay \leq RESET delay

Master of Science Thesis Defense Slide 9

Another Way to Represent Constraint RT2

Master of Science Thesis Defense Slide 10

Outline - Reminder




- GasP and its Relative Timing Constraints
- Library Characterization
 - Partition Relative Timing Constraints
 - Generate Simulation Environment
 - Generate Look Up Tables
- Static Timing Analysis
 - Run USC flow with my Look Up Tables
 - Inspect Timing Reports
- Conclusion and Future Work

Master of Science Thesis Defense Slide 11

Outline - Reminder


- GasP and its Relative Timing Constraints
- Library Characterization
 - Partition Relative Timing Constraints
 - Cut RT paths into smaller paths that are easy to characterize
 - i.e. easy to simulate for various input slopes and output loads
 - Solution: cut at the inputs and outputs of the circuit
- Static Timing Analysis
 - Run USC flow with my Look Up Tables
 - Inspect Timing Reports
- Conclusion and Future Work







Master of Science Thesis Defense Slide 12



- ### Outline - Reminder
- GasP and its Relative Timing Constraints
 - **Library Characterization**
 - Partition Relative Timing Constraints
 - Generate Simulation Environment
 - Generate Look Up Tables
 - **Static Timing Analysis**
 - Run USC flow with my Look Up Tables
 - Inspect Timing Reports
 - **Conclusion and Future Work**
- Master of Science Thesis Defense Slide 16

- ### Outline - Reminder
- GasP and its Relative Timing Constraints
 - **Library Characterization**
 - Partition Relative Timing Constraints
 - Generate Simulation Environment
 - Cut the circuit into smaller sub-circuits that fit the sub-paths
 - Add circuitry to simulate min-max delays and reset single-track wires
 - Embed in a final setup for sweeping input slopes and output loads
 - **Static Timing Analysis**
 - Run USC flow with my Look Up Tables
 - Inspect Timing Reports
 - **Conclusion and Future Work**
- Master of Science Thesis Defense Slide 17





Final Simulation Setup

DRIVER CIRCUITRY
 SOURCE: $X=widM1=3 \times widT$
 DRIVER: $X=wid1=100 \times widBbin$
 TRASH: $X=widT$
 MILLER1: $X=widM1=3 \times widT$

LOAD CIRCUITRY
 LOAD: $X=wid2$
 MILLER2: $X=widM2=3 \times wid2$

Black Box: LUTblue:SUC1+ FIRE1-
 Parameters: $widBbin = 17$, $widBout = 80$

- Sweep: Trash size $widT$ (driver circuitry) and Load size $wid2$ (load circuitry)
- Measure: Timing and Voltage changes on $in[1]$ and $out[1]$
- Result: $(widT \times wid2) \rightarrow slope(in[1]), delay(in[1] \text{ to } out[1]), slope(out[1])$

Master of Science Thesis Defense Slide 25

... and the Look Up Table that it generates

LUTblue:SUC1+ FIRE1-		14.2		15.1		16.3		21.4	
Output Load [fF]	Input Slope [ps]	delay [ps]	output slope [ps]	delay [ps]	output slope [ps]	delay [ps]	output slope [ps]	delay [ps]	output slope [ps]
		0.0	14.2	35.8	8.8	36.3	8.6	37.4	8.5
18.2	14.2	37.7	10.0	38.0	10.1	39.3	9.6	40.8	10.8
59.3	14.2	41.6	13.8	41.9	14.2	43.0	13.9	44.7	13.9
101.4	14.2	45.0	18.0	45.3	18.0	46.3	18.3	48.1	18.2
142.8	14.2	48.0	22.8	48.4	22.5	49.3	22.8	51.2	22.7
185.1	14.2	50.9	26.9	51.2	27.0	52.1	27.1	54.0	27.0

- Stores: $(Input \text{ Slope} \times Output \text{ Load}) \rightarrow delay(in[1] \text{ to } out[1]), slope(out[1])$

Master of Science Thesis Defense Slide 26

... is used as follows

LUTblue:SUC1+ FIRE1-		14.2		15.1		16.3		21.4	
Output Load [fF]	Input Slope [ps]	delay [ps]	output slope [ps]	delay [ps]	output slope [ps]	delay [ps]	output slope [ps]	delay [ps]	output slope [ps]
		0.0	14.2	35.8	8.8	36.3	8.6	37.4	8.5
18.2	14.2	37.7	10.0	38.0	10.1	39.3	9.6	40.8	10.8
59.3	14.2	41.6	13.8	41.9	14.2	43.0	13.9	44.7	13.9
101.4	14.2	45.0	18.0	45.3	18.0	46.3	18.3	48.1	18.2
142.8	14.2	48.0	22.8	48.4	22.5	49.3	22.8	51.2	22.7
185.1	14.2	50.9	26.9	51.2	27.0	52.1	27.1	54.0	27.0

$delay(12.24ps, .0fF) = ?$
 $slope(12.24ps, .0fF) = ?$

Master of Science Thesis Defense Slide 27

... is used as follows

LUTblue:SUC1+ FIRE1-		14.2		15.1		16.3		21.4	
Output Load [fF]	Input Slope [ps]	delay [ps]	output slope [ps]	delay [ps]	output slope [ps]	delay [ps]	output slope [ps]	delay [ps]	output slope [ps]
		0.0	14.2	35.8	8.8	36.3	8.6	37.4	8.5
18.2	14.2	37.7	10.0	38.0	10.1	39.3	9.6	40.8	10.8
59.3	14.2	41.6	13.8	41.9	14.2	43.0	13.9	44.7	13.9
101.4	14.2	45.0	18.0	45.3	18.0	46.3	18.3	48.1	18.2
142.8	14.2	48.0	22.8	48.4	22.5	49.3	22.8	51.2	22.7
185.1	14.2	50.9	26.9	51.2	27.0	52.1	27.1	54.0	27.0

$delay(12.24ps, .0fF) = 35.8 - ((14.2 - 12.24) / (15.1 - 14.2)) \times (36.3 - 35.8) = 34.71 \text{ ps}$
 $slope(12.24ps, .0fF) = 8.8 - ((14.2 - 12.24) / (15.1 - 14.2)) \times (8.6 - 8.8) = 9.24 \text{ ps}$

Master of Science Thesis Defense Slide 28

Landscape Graphs for the Look Up Table

DELAY landscape
(color distinction every 10 ps)

OUTPUT SLOPE landscape
(color distinction every 5 ps)


BOTH are very amenable to linear approximation techniques

Master of Science Thesis Defense Slide 29

Outline - Reminder

- GasP and its Relative Timing Constraints
- Library Characterization
 - Partition Relative Timing Constraints
 - Generate Simulation Environment
 - Generate Look Up Tables
- Static Timing Analysis
 - Run USC flow with my Look Up Tables
 - Inspect Timing Reports
- Conclusion and Future Work

Master of Science Thesis Defense Slide 30



Conclusion and Future Work

Take-Away:

- We now have a Timing Validation flow for single-track circuits
 - It translates FAITH (design assumptions) into MEASUREMENT
 - by generating Look Up Tables
 - that go into the USC Static Timing Analysis flow
 - which reports how well the FAITH holds up
- The proof of the pudding is in the eating
 - I used this flow to validate relative timing assumptions in 6-4 GasP
 - The results match with the results of my ASYNC 2010 publication

Future Work:

- Wire delay model
 - with near-end capacitive load and far-end delay information
- Flow automation

Master of Science Thesis Defense Slide 32

THANK YOU!

Title: TECOTOSH
 Tension + Compression + Torsion + Shear

Location: Maseeh College
Installed: March 2006.
Dimensions: 130' x 40' x 40'.
Materials: Stainless steel truss, laminated dichroic glass, stainless steel cables and hardware. Aluminum light housings.

Engineers:
 Bob Grummel and Grant Davis.
Project Manager: Oanh Tran.

Master of Science Thesis Defense Slide 33