

Asynchronous circuit technology is on the market

Overview



Introduction

- Handshake Solutions
- Handshake Technology
- Counting asynchronous millionaires

More metrics

- # trained people
- # competition
- # asynchronous circuits on the market



Introduction

Handshake Solutions




- Started as research project in Philips Research in 1986 (Tangram)
- Technology and tools used by Philips Semiconductors for products since 1995
- Line of Business of Philips Technology Incubator since January 1st 2004
 - License technology and offer products to parties both inside and outside Philips
 - Grow business
 - Form strategic partnerships
 - Spin-out planned

Solution ingredients: TiDE Timeless Design Environment




- TiDE is a frontend to your existing EDA flow
- TiDE is complementary to and compatible with third-party EDA tools
- High-level design entry (Haste)
- Standard-cell hand-over
- Scan-test-based Design-for-Test
- FPGA prototyping through synchronous preview of design
- Integrated support for placement and routing, logic optimization and timing sign-off



Solution ingredients: IP blocks



- Bringing the advantages of Handshake Technology into standard IP blocks
- Microcontrollers and processors
 - HT80C51
 - HT80C51MX
 - ARM996HS
- Peripheral blocks
 - DES, 3DES
 - Timers
- Interface blocks
 - HTmAHB multi-layer AHB bus
 - SPI, IIC
 - UART



Solution ingredients: services




- Architectural consultancy
- Training
- Design support
- Design service
- Design reviews
- We can redesign your microcontroller as an IP block (as we did for 80C51)
- We can develop a product on your specification (as we did for display drivers)



Technology benefits





Emission

Market proven



- 25+ market-tested products
- Proven by many years of use in design projects
- Applications in:
 - Smartcards
 - Automotive
 - Wireless connectivity











Counting asynchronous millionaires

Kevin Normoyle – Fear and Greed Where are the asynchronous millionaires?



- Fear "The competition will have something you don't"
- Greed "That you might be able to do something the competition can't"
- "Synchronous everywhere is not the solution. But it's not the broken solution that it's sometimes made out to be." "Don't change until it breaks. Power is broken. EMI is not broken yet. Performance is broken."
- "The issues with using Async technologies are complicated enough that the motivator has to be a big bang. Not incremental goodness."

Other fears



- Fear of change
 - Disruptive technology (new language, new tools, ...)
 - Prove it in our technology
 - Prove it for our application domain
 - Power, emission, currents peaks are important but typically #2 unless they are broken
 - Cost of change (e.g. legacy code)
- Fear of leading
 - Following competition vs. trying to lead
 - Use proven technologies like clock gating, voltage scaling, etc.

- Most popular FAQ
 - Will I need to completely re-tool my business?
 - How is designing with TiDE different from what I'm used to?
 - Do you support Design for Test, Signal Integrity?
 - Is it true that clockless ICs are larger than clocked ones?
 - Does the whole design have to be done in the TiDE flow?
 - Can HS' tools translate a clocked design into a HT design?
 - Is Handshake Technology already being used?



More metrics

Goodness metrics on the road to commercial success



- Steps we are taking
 - educating people
 - Academic program
 - Handshake Technology Courses
 - improving our image together with competition
 - improving our image together with partners
 - providing customers with a complete solution
 - developing and converting leads
 - Trade shows, conferences, road shows, customer visits
 - building prove points
 - Evaluations , designs, products

Academic Program and Courses



Academic program

- Enable academic institutes low cost access to Handshake Solutions design tools and flow (for educational and research purpose)
- Joint by 15 universities (from Japan, Austria, Singapore, Italy, UK (3*), Finland (2*), Taiwan, Denmark, Israel, Netherlands, France, Canada)
- Interesting topics (delay fault testing, clockless FPGA mapping, behavioral synthesis, ULP Controllers, ...)
- Courses followed by >150 persons
 - Introduction to Handshake Technology
 - Advanced Handshake Technology Backend course
 - Taste of Haste



Asynchronous companies



- Achronix Semiconductor (<u>http://www.achronix.com/</u>)
 - Ultra-fast (asynchronous) FPGAs
 - Reliability in high radiation environments and over wide temperature range
- Elastix (<u>http://www.elastix-corp.com</u>)
 - EDA for enabling variability-aware designs
 - Optimize power-performance trade-offs for 65 nm and beyond
 - Generate asynchronous implementations of synchronous designs automatically
- Silistix (<u>http://www.silistix.com/</u>)
 - EDA tools (CHAINworks) for the design and synthesis of customized on-chip interconnect using asynchronous circuits
 - Addressing timing closure, power consumption, and overall design complexity
- Tiempo (<u>www.tiempo-ic.com</u>)

. . .

- IPs and EDA tools for the design of clockless ICs
- Ultra low power consumption, ultra low EME, robustness, reduced time-to-market
- Fulcrum Microsystems, Situs Logic, Camgian Microsystems, FTL Systems,

Partners and Eco System




- ARM Ltd.
- IBM Services Company Japan
- Silicon & Software Systems
- Bruco Integrated Circuits
- Seloco Korea
- Accent
- Cadence
- Magma
- Mentor Graphics
- Synopsys

Technology improvements in 2007



- Improved optimizations for area and speed
 - Improved timing handling (matching how synchronous tools constrain for timing)
 - Performance profiling tool (htprof)
 - Faster circuits for our FPGA flow
 - Reduced scan overhead
 - ScanDEF file generation to enable scan-chain reordering
- Providing a fully integrated tool flow
 - Added SystemC modelling of a Haste program
 - Support for additional synchronous tools (e.g. RTL Compiler, ETS, Conformal)
 - Extended layout support (Magma, Cadence, Synopsys)
 - Post-layout ATPG (bridging fault testing, post-production failure analysis)
- Ease of use
 - Increased expressiveness Haste (e.g. dataprobe, repeat until, clocked variables)
 - Easier (test and timing) integration of Haste blocks in larger synchronous designs
- Ready for 65 nm and beyond
 - Delay fault testing
 - Signal integrity (SI) (e.g. support for Celtic)

Lead database



Lead database






Asynchronous circuit technology is on the market

Smart card controllers Products and derivatives



Energy efficiency enables high performance in contactless operation and extra non-volatile memory

- More than 80% of the world's smart passports
- Access control at NASA
- Nokia's 6131 NFC phone






Automotive MEMS Lowest power 8051




Ultra low power HT80C51 maximizes battery life and enables seamless integration with analog, RF, and on-chip memories





Automatic adaptation 8051 performance adapts to voltage





Reed-Solomon decoder



	Synchronous	Handshake
Lines of Code	9750 RTL VHDL	780 Haste
Silicon area	2.78 mm ²	0.83 mm ²
Power	13 mW (at 0 errors)	2.1 mW (average)
Energy		1.0 μJ - 0 errors 11.1 μJ - 1 error 11.7 μJ - 32 errors
Peak power (all packets have max (32) errors)		12 mW
Average power (90% correct, 10%/32 errors)		2.1 mW

Viterbi decoder Summary of findings



Metric	Result
Power	D1: 18-83% saved, D2: 16-82% saved
Performance	D1: 175MHz, D2: 130MHz
Area	13-18% saved versus sync
Test coverage	>99% stuck at
Design time	5-10% saved vs sync
Code size (bytes, lines of code)	<30% of sync

Viterbi decoder Power analysis details




Condition	Synchronous	Handshake
Idle with clock (leakage is included = 7.4uW)	50 uW	9 uW = -82%
Energy per bit for 16/64/256 states [nJ]	0,25/- /2,28	0,22/0,69/2,3
Average power for 1 block 64 states	67,4 uW	26,4 uW = -61%
Average power for 2*6 blocks 64 states	259 uW	218 uW = -16%

Bluetooth radio Problem: interference to analog/RF




- RFCMOS radio consists of two main parts
 - one digital section and one analog RF
- The clocks in the radio digital can be seen on the supply
- The clocks in the BT digital unacceptably degrade the performance of the FM receiver



Bluetooth radio Analysis: demodulator dominant



- Demodulator accounts for:
 - > 70% total complexity
 - > 80 % total power dissipation (in Rx)
- Both energy consumption and current peaks should be reduced
- Asynchronous pipeline will spread out activity over time



Bluetooth radio Results: reduced current peaks




1.000,000,020,000	60	X 3.8 END 10 group parel(s	8.24	608,3u 6	08,4u 608,5	u 608,6u	608.7u	608.8u	608,9u		608u	3⊳ 8X328 € 608.1u	608,2u	608.3u	608.4u	608.5u	608.Gu	608,7u 608.	.8u 608.9u
	2010-00-13c-									top_of_top									
	1			1											1				
0,4								····			0,4								
1																			
											-								
								1			-								
1											-								
0,3								1			0.3								
1																			
1										lan i						1			
0.2											0.2								
								1											
				1															
ş.																			
0,1				ł		- 	·····	•÷	·		0,1								
																			1
1	1 11		610					1 ii 1 i.				h i in			L II			J Ilia di	
				BD 14.	1.111.1						l Multa	an le min	. Mila Mil		Nil Mil.	Mild. Mil	u Mila di	k Wik II	
		h MA N	UL HAL	JEAN JUN			NAMA AN	A MARA A MARA			L MWW.	M WALDWR		NJ WN	YALAWA	JANN NA M	AT'N MAUTAN		MAT VIELD ME
0.403	and in the max	<u>10 10 10 10 10 10</u> 8.10	1 401.00.00.00.10	608,3u 60	<u>ицу: Короці, Цигіці; аф</u> 308,40 — — — — — — — — — — — — — — — — — — —	u 608,60 U 608,60	608,7u	608,8u	608,90 608,90	sec (lin)	0	608.1u	608.2u	608,3u	608,4u	608,5u	608.6u	608,7u 608,	.8u 608.9u

Reference synchronous design

Asynchronous design

Bluetooth radio Results: reduced interference





Reference synchronous design

Asynchronous design

Bluetooth radio Results: summary



- Digital noise reduction is significant (main target)
- Area needs further optimization

	Synchronous	Handshake	Delta
Peaks (48+ M)	25	5	- 80%
Power	28.6 mW	27.2 mW	- 5%
Area	0.94 mm ²	1.14 mm ²	+ 21 %

Pipelined DSP applications





- This has not been the primary target for Handshake Technology ...
 - Activation of datapath in pipelines is data-driven
 - Activation of registers is typically data-independent
 - Energy consumed per data-sample passing through pipeline more or less independent of how these registers are clocked
- ... still we have encountered a lot of interest from this domain
 - Different frequencies per stage complicate clock distribution
 - Clock distribution getting more complicated (more energy) in smaller geometries
 - Clock signals lead to interference with RF/analog at chip/system level

Audio processing



- Design competition from specification in Simulink
 - Synchronous: creation of RTL Verilog and clock-gating
 - Asynchronous: creation of Haste from scratch

	Synchronous	Asynchronous	
Area pre-routed	333,583 geq	383,070 geq	cts to be done
Area post-layout	465,630 geq	502,200 geq	< 8% overhead
Power	6.98 mW	1.37mW	> 70% saving
Effort	8pm	3pm	> 2x gained

More information



If you would like more info on:

- ARM996HS (white paper, Technical Ref. Manual)
- HT80C51/MX
- Design Tools (TiDE)
- Haste (Language Manual)
- Academic program
- Job opportunities

Visit our web site: www.handshakesolutions.com,

or contact me: arjan.bink@handshakesolutions.com

Handshake Solutions

Thank You www.handshakesolutions.com