

Silicon Compilation and Test for Dataflow implementations in GasP and Click

Swetha Mettala Gilla

PhD Dissertation Defense
Asynchronous Research Center (ARC)
Maseeh College of Engineering and Computer Science
Portland State University
3 November 2017

slide 1 of 82

Acknowledgements

Advisors

Dr. Xiaoyu Song (ECE)
Drs. Marly Roncken (CS, ARC)

Committee

Dr. Douglas V. Hall (ECE)
Dr. Robert Daasch (ECE)
Dr. Ivan Sutherland (ECE, ARC)
Dr. Mark Jones (CS, Graduate Office Representative)

ARCwelders

Hoon Park
Chris Cowan
Chris Chen
Yong Hei

PhD Dissertation Defense, Swetha Mettala Gilla

slide 2 of 82

Publications

Journals:

- Swetha Mettala Gilla, Marly Roncken, and Ivan Sutherland
Hoi Polloi Mutual Exclusion, IEEE Transactions on VLSI
plan to submit by end of 2017.

Conferences and books:

- Marly Roncken, Swetha Mettala Gilla, Hoon Park, Navaneeth Jamadagni, Chris Cowan, and Ivan Sutherland
Naturalized Communication and Testing, ASYNC 2015, pages 77-84, 2015.
- Swetha Mettala Gilla
Testing with MrGO, ASYNC 2015 web site.
- Marly Roncken, Swetha Mettala Gilla, Hoon Park, Robert Daasch, Xiaoyu Song, Chris Cowan, and Ivan Sutherland
Beyond Carrying Coal to Newcastle: Dual Citizens and Circuits
Andrey Mokhov (Ed.) This Asynchronous world – essays dedicated to Alex Yakovlev
Newcastle University, pages 241–293, July 2016.
- Swetha Mettala Gilla, Marly Roncken, and Ivan Sutherland
Long Range GasP with Charge Relaxation
ASYNC 2010, pages 185-195, 2010.
- Swetha Mettala Gilla
Library Characterization and Static Timing Analysis of Single-Track Circuits in GasP
M.Sc. Thesis, Electrical and Computer Engineering, Portland State University, October 2010.

PhD Dissertation Defense, Swetha Mettala Gilla

slide 3 of 82

Outline

Overview

- PART I: Silicon compilation for GasP and Click
- INTERMEZZO: New point of view for design and test
- PART II: Test and debug with state and action control
- Contributions

PhD Dissertation Defense, Swetha Mettala Gilla

slide 4 of 82

Motivation: why asynchronous?

- Many modern computer systems are distributed over space.
- Examples:


- Internet of things [Wikipedia]

The network of objects or "things" embedded with electronics, software, sensors, and network connectivity, which enables exchange of data.



- IBM's TrueNorth

Modular chips that act like neurons and form artificial neural networks to run "deep learning algorithms", like Skype's chat translator or Facebook's facial recognition.



- Intel's Loihi chip

Energy efficient chip that mimics how the brain functions by learning to operate based on feedback from the environment.



Motivation: why asynchronous?

- We design and study hardware

- distributed over self-timed components + communication protocols.

- where

- Inside a component it can be as chaotic as a kindergarten playground which is fine, because components are small enough to control events.
 - Between components, the protocols are as orderly as a "crocodile" which guarantees that the communication is correct.


- This is a scalable system.



Building blocks (analogy reminder)




Building blocks



Building blocks: action


WHEN to act:

in is full
and
out is empty



WHAT to do:


- copy data
- drain *in*
- fill *out*



Systems of building blocks

WHEN to act:

in is full
and
out is empty



WHAT to do:


- copy data
- drain *in*
- fill *out*

Systems of building blocks

WHEN to act:




in is full
and
out is empty

external
fill



WHAT to do:

- copy data
- drain *in*
- fill *out*




Systems of building blocks

WHEN to act:




in is full
and
out is empty

external
drain




WHAT to do:

- copy data
- drain *in*
- fill *out*



Performance without clocks (Weaver)



PhD Dissertation Defense, Swetha Mettala Gilla

slide 13 of 82

Building blocks at start of thesis

- My building blocks use GasP and Click circuits which differ in handshake protocols and gates.
- GasP circuits are highly customized. They have better logical effort, low power and high speed.
- Click has the most synchronous asynchronous circuits we know. These circuits work better with standard industry tools for static timing analysis, placement and routing.


PhD Dissertation Defense, Swetha Mettala Gilla

slide 14 of 82


Handshake protocols

- Handshakes *encode* full, empty, and valid data when full
- Examples:

- 2-phase return-to-zero (RTZ) with bundled data (used in GasP)
 - full: statewire is high / empty: statewire is low




- 2-phase non-RTZ with bundled data (used in Click)
 - full: request ≠ acknowledge / empty: request = acknowledge



PhD Dissertation Defense, Swetha Mettala Gilla

slide 15 of 82


Building blocks with handshake interfaces



PhD Dissertation Defense, Swetha Mettala Gilla

slide 16 of 82

Building blocks with handshake interfaces



PhD Dissertation Defense, Swetha Mettala Gilla

slide 17 of 82

State-of-the-ARC at the start of my thesis

- For design, we used:
 - Electric schematic editor to build circuits in GasP.
 - ARCwelder compiler to build circuits in Click.
- For test, we knew that:
 - Sun-Oracle Labs used a partial scan and functional test to characterize the performance of GasP circuits.
 - Philips used full scan and structural test ("one-shot test") to detect stuck-at faults in Click circuits.

PhD Dissertation Defense, Swetha Mettala Gilla

slide 18 of 82

Focus of my thesis

GOAL:

- Create a general automated design and test solution
- for self-timed distributed systems
- that works with any self-timed circuit family
- including mixed systems with GasP and Click.

PhD Dissertation Defense, Swetha Mettala Gilla

slide 19 of 82

Focus of my thesis – continued

PART I:

GOAL:

- Extend ARCwelder from Click to **Click and GasP**.

APPROACH:

1. Extend GasP style to support Telescope GasP (TGasP) to match all existing Click designs in ARCwelder.
2. Adapt ARCwelder to generate GasP and TGasP.

OBSERVATION:

- Adaptation required **too many** code changes.

PhD Dissertation Defense, Swetha Mettala Gilla

slide 20 of 82

Focus of my thesis – continued

INTERMEZZO – NEW POINT OF VIEW:

PART I influenced how the ARC views design and test

DESIGN:

- Previous : various handshake interfaces
- Now : common full-empty interfaces
- Previous : components have both communication and computation
- Now : separate communication (links) and computation (joints)

TEST:

- Previous : state-centric test control (scan)
- Now : state control (scan) and action control (MrGO, go)

Focus of my thesis – continued

PART II:

GOAL:


- Work out the new test point of view.

APPROACH:

- Implement action control: MrGO and go signals.
- Extend scan test for states to **states and actions**.
- Create a standard test interface.
- Demo all of this on real silicon.

OBSERVATION:

- It works perfectly ! (see Poster).



Testing Self-Timed Circuits with MrGO
Swetha Mettala Gilla, Marly Roncken, Ivan Sutherland, Xiaoyu Song
Asynchronous Research Center, Portland State University
(mettala@cecs.pdx.edu)

MOTIVATION

Why self-timed?

- Self-timed circuits offer modularity
- Self-timed circuits offer energy efficiency
- Self-timed circuits offer speed

What?

- Self-timed networks of state-holding **links**
- Exchange data at action-capable **joints**

Wanted:

- A general test method to initialize states and control actions for:
 - structural fault testing,
 - at-speed testing, and
 - debug


SOLUTION

- (Well-known) **scan chain** to initialize and observe link states
- (New) **MrGO** to control individual joint actions
 - go is high (GO) – run
 - go is low (GO) – stop
 - arbiters for safe stop – “proper stopper”
 - scan chain delivers go signals


REFERENCES

[1] M. Bushnell and V. Agrawal, “Essentials of Electronic Testing for Digital Memory, and Mixed-Signal VLSI Circuits,” Springer, 2000.
 [2] C. Mohr, I. Jones, W. Coates, and J. Leduc, “AFIFO Ring Performance Experiment,” *ASYNC*, pp. 279–289, 1997.
 [3] M. Roncken, “Defect-Oriented Testability for Asynchronous ICs,” *Proceedings of the IEEE*, Vol. 87, No. 2, pp. 363–375, Feb. 1999.
 [4] M. Roncken, S. Mettala Gilla, H. Park, N. Samadani, C. Cowan, I. Sutherland, “Naturalized Communication and Testing,” *ASYNC* 2015.


DESIGN FOR TEST



MrGO circuit



TEST EXECUTION



Example: testing a counter at speed

INITIALIZE

- freeze all joints
- set state
- full-empty links
- counter data
- unfreeze “runway” (3, 4)

RUN

- unfreeze entry (2)
- wait for action to finish

EVALUATE

- read counter data

Supports:

- Initialization
- Arbitrated stop from full speed
- Single- and multi-step operations
- At-speed testing of sub-systems
- Canopy graph generation
- Testing of structural faults like stuck-at

Is built into the latest ARC-Oracle test chip AND IT WORKS !

My contributions

System design

- My research influenced ARC’s new design and test point of view.
- I created Telescope GasP – a GasP extension still relevant today.
- I extended ARCwelder to support (T)GasP.

Arbitrated circuits

- With MrGO, arbiters are everywhere now.
- I improved the noise tolerance for arbiter inputs and outputs.
- I created a mathematical foundation to size arbiters for speed.

Test, debug, and performance characterization

- I implemented MrGO and scan.
- I built and demo-ed the combined MrGO-scan solution on silicon.
- I proposed an initialization solution which works at power-up.

Outline


- Overview
- **PART I: Silicon compilation for GasP and Click**
- INTERMEZZO: New point of view for design and test
- PART II: Test and debug with state and action control
- Contributions

PART I


Compile dataflow designs to GasP circuits using

- Electric to build GasP libraries
- ARCwelder to map the designs onto the libraries


Silicon Compilation: ARCwelder



ARCwelder Graphical User Interface(GUI)




ARCwelder Parser to Click Storage



PhD Dissertation Defense, Swetha Mettala Gilla

slide 29 of 82


ARCwelder Parser to GasP Storage



PhD Dissertation Defense, Swetha Mettala Gilla

slide 30 of 82


ARCwelder Parser to Click Join



PhD Dissertation Defense, Swetha Mettala Gilla

slide 31 of 82


ARCwelder to Click and GasP Join



PhD Dissertation Defense, Swetha Mettala Gilla

slide 32 of 82


ARCwelder Parser to Click and TGasP Join



PhD Dissertation Defense, Swetha Mettala Gilla

slide 33 of 82

ARCwelder extension: bad news



PhD Dissertation Defense, Swetha Mettala Gilla

slide 34 of 82

ARCwelder extension: good news

- New TGasP family
 - PRO:
 - GasP + TGasP provide a 1-1 replacement for Click.
 - Previous GUI designs can now be mapped to GasP + TGasP.
 - Telescope protocols provide safe dataflow by design.
 - CON:
 - TGasP is slower than GasP.
- ARCwelder extension works for the entire flow including validation
 - Static: combinational GasP loops require special care.
 - Dynamic: custom GasP requires powerful simulator like Modelsim.
- Initial experimental results for TGasP are promising
 - (T)GasP is 24-34% faster than Click for no-delay datapaths.
 - Speeds are more similar when datapaths take more time.

PhD Dissertation Defense, Swetha Mettala Gilla

slide 35 of 82

Outline

- Overview
- PART I: Silicon compilation for GasP and Click
- INTERMEZZO: New point of view for design and test
- PART II: Test and debug with state and action control
- Contributions

PhD Dissertation Defense, Swetha Mettala Gilla

slide 36 of 82

INTERMEZZO


INTERMEZZO I: New point of view for DESIGN

- common full-empty interfaces
- separate communication (links) and computation (joints)

PhD Dissertation Defense, Swetha Mettala Gilla

slide 37 of 82


The problem with handshake interfaces



PhD Dissertation Defense, Swetha Mettala Gilla

slide 38 of 82


The problem with handshake interfaces



PhD Dissertation Defense, Swetha Mettala Gilla

slide 39 of 82


The problem with handshake interfaces




PhD Dissertation Defense, Swetha Mettala Gilla

slide 40 of 82

The problem with handshake interfaces




The problem with handshake interfaces if you mix handshakes, you need full-empty translators




GasP revisited



Building block interfaces ...from




Building block interfaces ...to



PhD Dissertation Defense, Swetha Mettala Gilla

slide 45 of 82


Building block interfaces ...to



PhD Dissertation Defense, Swetha Mettala Gilla

slide 46 of 82

Building block interfaces ...to



PhD Dissertation Defense, Swetha Mettala Gilla


slide 47 of 82

Click revisited

PhD Dissertation Defense, Swetha Mettala Gilla


slide 48 of 82

Building block interfaces ...from




Click

Building block interfaces ...to




Click

Building block interfaces ...to




Click

Building block interfaces ...to



Click


Solution with full-empty interfaces



PhD Dissertation Defense, Swetha Mettala Gilla

slide 53 of 82


Solution with full-empty interfaces



PhD Dissertation Defense, Swetha Mettala Gilla

slide 54 of 82

Solution with full-empty interfaces



PhD Dissertation Defense, Swetha Mettala Gilla

slide 55 of 82

Solution with full-empty interfaces

- Provides translation-free communication.
- Simplifies collaboration and design re-use.



PhD Dissertation Defense, Swetha Mettala Gilla

slide 56 of 82

INTERMEZZO



INTERMEZZO II: New point of view for TEST

- recognize and control actions individually

Building blocks: action with GO control


WHEN to act:

in is full
and
out is empty
and
GO




WHAT to do:

- copy data
- drain in
- fill out




no action


Building blocks: design with GO control



Building blocks: design with GO control



Building blocks: design with GO control




Solution MrGO:

- go is high (GO) : run
- go is low () : stop and freeze
- arbiter for safe stop : "proper stopper"
- scan chain delivers go signals

MrGO: dedicated action control

- go is high (GO) – start in to out
- go is low () – stop or freeze in to out
- arbiter for safe stop – "proper stopper"
- scan chain delivers go signals



Outline

- Overview
- PART I: Silicon compilation for GasP and Click
- INTERMEZZO: New point of view for design and test
- **PART II: Test and debug with state and action control**
- Contributions


PART II

Work out the new test solution

- optimize arbiters for design and MrGO use
- combine scan with go control
- demo the combined solution on silicon

Optimize arbiters for noise and speed

- Added keepers to drive *out* when *in* waits to be granted.




PhD Dissertation Defense, Swetha Mettala Gilla

slide 65 of 82

Optimize arbiters for noise and speed

- Added keepers to drive *out* when *in* waits to be granted.
- Developed mathematics to size for uncontested grant.




PhD Dissertation Defense, Swetha Mettala Gilla

slide 66 of 82

Optimize arbiters for noise and speed

- ARC arbiter delay graphs in SPICE
- for 90nm CMOS with typical gate delay ~20 ps
- for uncontested *in* HI to *out* LO
- with B fixed to size 12
- show nearly constant delay
- for a range of A and M sizes and arbiter steps.



PhD Dissertation Defense, Swetha Mettala Gilla


slide 67 of 82

Combine scan with *go* control

PhD Dissertation Defense, Swetha Mettala Gilla

slide 68 of 82


Combine scan with go control



PhD Dissertation Defense, Swetha Mettala Gilla

slide 69 of 82

Standard scan test interface



PhD Dissertation Defense, Swetha Mettala Gilla

slide 70 of 82


Demo the combined solution on silicon

PhD Dissertation Defense, Swetha Mettala Gilla

slide 71 of 82

Testing a counter at speed

INITIALIZE
1. freeze all joints



RUN

EVALUATE


PhD Dissertation Defense, Swetha Mettala Gilla

slide 72 of 82

Testing a counter at speed

INITIALIZE

1. freeze all joints
2. set state
 - full-empty links
 - counter data



RUN

EVALUATE


PhD Dissertation Defense, Swetha Mettala Gilla

slide 73 of 82

Testing a counter at speed

INITIALIZE

1. freeze all joints
2. set state
 - full-empty links
 - counter data
3. unfreeze "runway" (3,4)



RUN

EVALUATE


PhD Dissertation Defense, Swetha Mettala Gilla

slide 74 of 82

Testing a counter at speed

INITIALIZE

1. freeze all joints
2. set state
 - full-empty links
 - counter data
3. unfreeze "runway" (3,4)



RUN

EVALUATE


PhD Dissertation Defense, Swetha Mettala Gilla

slide 75 of 82

Testing a counter at speed

INITIALIZE

1. freeze all joints
2. set state
 - full-empty links
 - counter data
3. unfreeze "runway" (3,4)



RUN

EVALUATE


PhD Dissertation Defense, Swetha Mettala Gilla

slide 76 of 82

Testing a counter at speed

INITIALIZE


1. freeze all joints
2. set state
 - full-empty links
 - counter data
3. unfreeze "runway" (3,4)



RUN

1. unfreeze entry (2)
2. wait for action to finish

EVALUATE




PhD Dissertation Defense, Swetha Mettala Gilla

slide 77 of 82

Testing a counter at speed

INITIALIZE


1. freeze all joints
2. set state
 - full-empty links
 - counter data
3. unfreeze "runway" (3,4)



RUN

1. unfreeze entry (2)
2. wait for action to finish

EVALUATE




PhD Dissertation Defense, Swetha Mettala Gilla

slide 78 of 82

Testing a counter at speed

INITIALIZE

1. freeze all joints
2. set state
 - full-empty links
 - counter data
3. unfreeze "runway" (3,4)




RUN

1. unfreeze entry (2)
2. wait for action to finish

EVALUATE

- read counter data




PhD Dissertation Defense, Swetha Mettala Gilla

slide 79 of 82

GET REAL

MrGO approved

- Two working silicon experiments: Weaver and Anvil
- use building blocks with full-empty interfaces
- and MrGO + JTAG-scan for test, debug, characterization.



PhD Dissertation Defense, Swetha Mettala Gilla

slide 80 of 82

My contributions (reminder)

System design

- My research influenced ARC's new design and test point of view.
- I created Telescope GasP – a GasP extension still relevant today.
- I extended ARCwelder to support (T)GasP.

Arbitrated circuits

- With MrGO, arbiters are everywhere now.
- I improved the noise tolerance for arbiter inputs and outputs.
- I created the mathematical foundation to size arbiters for speed.

Test, debug, and performance characterization

- I implemented MrGO and scan.
- I built and demo-ed the combined MrGO-scan solution on silicon.
- I proposed an initialization solution which works at power-up.

Publications (reminder)

Journals:

- Swetha Mettala Gilla, Marly Roncken, and Ivan Sutherland
Hoi Polloi Mutual Exclusion, IEEE Transactions on VLSI
plan to submit by end of 2017.

Conferences and books:

- Marly Roncken, Swetha Mettala Gilla, Hoon Park, Navaneeth Jamadagni, Chris Cowan, and Ivan Sutherland
Naturalized Communication and Testing, ASYNC 2015, pages 77-84, 2015.
- Swetha Mettala Gilla
Testing with MrGO, ASYNC 2015 web site.
- Marly Roncken, Swetha Mettala Gilla, Hoon Park, Robert Daasch, Xiaoyu Song, Chris Cowan, and Ivan Sutherland
Beyond Carrying Coal to Newcastle: Dual Citizens and Circuits
Andrey Mokhov (Ed.) This Asynchronous world – essays dedicated to Alex Yakovlev
Newcastle University, pages 241–293, July 2016.
- Swetha Mettala Gilla, Marly Roncken, and Ivan Sutherland
Long Range GasP with Charge Relaxation
ASYNC 2010, pages 185-195, 2010.
- Swetha Mettala Gilla
Library Characterization and Static Timing Analysis of Single-Track Circuits in GasP
M.Sc. Thesis, Electrical and Computer Engineering, Portland State University, October 2010.



THANK YOU!

Title: TECOTOSH
TEnsion + COmpression + TOrsion + SHear

Location: Maseeh College
Installed: March 2006.
Dimensions: 130' x 40' x 40'.
Materials: Stainless steel truss, laminated dichroic glass, stainless steel cables and hardware. Aluminum light housings.

Engineers:
Bob Grummel and Grant Davis.
Project Manager: Oanh Tran.

Slide 84
PhD Dissertation Defense


BACKUP

Timeline


	Research Topic	Completion Date
PART I	Development TGasP	April 2012
	First draft (T)GasP extension of ARCwelder compiler	April 2013
	Compiler coding DONE in agreement with PhD mentors	
PART II	Test and debug implementation for GasP	February 2014
	PSU-Oracle test chip evaluation	May 2015
	Test research DONE in agreement with PhD mentors	August 2015
	Arbiter speed optimization for uncontested grant	May 2017
	Thesis (submitted) and journal publication written	December 2017

BACKUP silicon compilation


ARCwelder Static Validation




Static Validation changes for (T)GasP



ARCwelder Dynamic Validation




Dynamic Validation changes for (T)GasP



BACKUP
test and debug

so MANY signals - so FEW pins



- Isn't this similar to testing software?
 - so many lines - so few exports
- for which the answer is:
 - use an **interactive code debugger**
 - to set break points, single-step code, etc.

SO


- Why not test the pre-silicon code ...
 - Please do
- ... instead of testing the silicon version?
 - It's not enough, because
 - the code translation may introduce bugs
 - and manufacturing may introduce defects
- Wanted:
 - **Silicon equivalent** of a code debugger

PhD Dissertation Defense, Swetha Mettala Gilla

slide 93 of 82

Test control (3/3): + distinguish local actions

- **scan+GO**: initialization + single-step and multi-step and at-speed test and debug



PhD Dissertation Defense, Swetha Mettala Gilla

slide 94 of 82


SCAN: pros and cons

- Pros
 - Good for circuit initialization
 - Good for testing single-step circuit actions
 - Good for sequential testing of multi-step circuit actions, at speed:
 - just "keep ticking" as many times as needed
- But
 - What's in a "tick" — when it's a self-timed circuit?
 - Does a "tick" stop?
 - If it doesn't then how can we use scan reads and writes, safely?
- Cons
 - Scan by itself isn't enough for self-timed circuits
 - Example:
 - Handshake Solutions clocks every loop to kill self-timed action at test to regain control over initialization and single-step test — **not sequential test**

PhD Dissertation Defense, Swetha Mettala Gilla

slide 95 of 82


Scan design



PhD Dissertation Defense, Swetha Mettala Gilla

slide 96 of 82

Scan operations: shift in stimuli (1/5)



circuit

scan-chain


1 full 0 empty > scan > scan > scan > scan > ...

serial shift

PhD Dissertation Defense, Swetha Mettala Gilla

slide 97 of 82

Scan operations: shift in stimuli (5/5)



circuit

scan-chain


... > 1 > full > 0 > empty > ...

serial shift

PhD Dissertation Defense, Swetha Mettala Gilla

slide 98 of 82

Scan operations: write stimuli to circuit



disable all
circuit actions

circuit

scan-chain


... > 1 > full > 0 > empty > ...

parallel write

PhD Dissertation Defense, Swetha Mettala Gilla

slide 99 of 82

Scan operations: let the circuit run



enable all
circuit actions

circuit


scan-chain

... > 1 > full > 0 > empty > ...

PhD Dissertation Defense, Swetha Mettala Gilla

slide 100 of 82


Scan operations: read results from circuit



PhD Dissertation Defense, Swetha Mettala Gilla

slide 101 of 82

Scan operations: shift out results



PhD Dissertation Defense, Swetha Mettala Gilla

slide 102 of 82


BACKUP

testing a burst of data at speed

PhD Dissertation Defense, Swetha Mettala Gilla

slide 103 of 82

Testing a burst of data at speed



PhD Dissertation Defense, Swetha Mettala Gilla

slide 104 of 82

BACKUP characterization of throughput


PhD Dissertation Defense, Swetha Mettala Gilla

slide 105 of 82

Performance characterization

DO (ALL $i > 0$ links)
counter=0
run 1 second with i full links
arbitrated stop
read counter
OD


FINAL for $i \sim 60\%$ links



PhD Dissertation Defense, Swetha Mettala Gilla

slide 106 of 82

Canopy graphs for all Weaver rings




PhD Dissertation Defense, Swetha Mettala Gilla

slide 107 of 82

Weaver overview


8 recirculating rings
provide high-speed
data for the switch

Not shown:
2 more rings
without
switches



PhD Dissertation Defense, Swetha Mettala Gilla

slide 108 of 82




BACKUP

structural fault testing ("one-shot test")

PhD Dissertation Defense, Swetha Mettala Gilla

slide 110 of 82

Testing stuck-at faults



TEST control logic

DO (ALL full-empty link combos)
 freeze joint
 set $full_{in} = \text{combo}(in)$
 $full_{out} = \text{combo}(out)$
 evaluate if links remain unchanged
 unfreeze joint
 evaluate final link states
 OD

TEST datapath (normally opaque)

DO (ALL CL test inputs)
 freeze joint
 set $full_{in} = \text{TRUE}$
 $full_{out} = \text{FALSE}$
 $D_{in} = \text{test input}$
 $D_{stored_out} = \neg CL(D_{in})$
 evaluate if D_{stored_out} remains unchanged
 unfreeze joint
 evaluate if $D_{stored_out} = CL(D_{in})$
 OD

PhD Dissertation Defense, Swetha Mettala Gilla

slide 111 of 82

BACKUP


built-in scan test with standard interface

PhD Dissertation Defense, Swetha Mettala Gilla

slide 112 of 82

Scan test at module level:

shift, drive-keep, read, write



Scan design for signals not changed by GasP, like *go*


- Master-slave latch pair to shift, clocked by *phi1* and *phi2*
- Write/drive-keep latch, clocked by *wr*
- Read control to slave latch, clocked by *rd*

PhD Dissertation Defense, Swetha Mettalla Gilla

slide 113 of 82

Scan test at module level:

shift, drive-release, read, write



Scan design for state signals changed by GasP, like *full*


- Master-slave latch pair to shift, clocked by *phi1* and *phi2*
- Write/drive-release control, clocked by *wr*
- Read control to slave latch, clocked by *rd*

PhD Dissertation Defense, Swetha Mettalla Gilla

slide 114 of 82

Scan test at module level:

shift, drive-mux, read, write



Scan design for state signals with mux control, like *data*


- Master-slave latch pair to shift, clocked by *phi1* and *phi2*
- Write/drive-mux control (muxed in datapath), clocked by *wr*
- Read control to slave latch, clocked by *rd*

PhD Dissertation Defense, Swetha Mettalla Gilla

slide 115 of 82

Scan test at chip level:

standard test interface



IEEE 1149.1 scan test interface: industry standard

- 4 input pins, 1 output pin, internal bus interfaces to scan chains
- TAP controller to program scan operations
- Immediate control for stable-state initialization at power-up

PhD Dissertation Defense, Swetha Mettalla Gilla

slide 116 of 82