## **Micropipelines United**

### Marly Roncken, Ivan Sutherland, and Ebelechukwu Esimai

Asynchronous Research Center, Maseeh College of Engineering and Computer Science, Portland State University, 1900 SW Fourth Avenue, Suite 105, Portland, OR 97201, USA

Keywords: Micropipeline, transition signaling, jolly good fellow

## 1. Summary

We dedicate this Festschrift salute to our esteemed retiring friend and *Jolly Good* Fellow of the Royal Society, Steve Furber (*JGFRS*). This salute unites the two most prominent self-timed families for transition signaling, Micropipeline and Mousetrap. We bring in Click elements to bridge the gap between transition and level signaling. Using the latest developments in our unifying Link-Joint model we embrace both 2- and 4-phase level-based protocols, providing an alternative to the 4-phase Micropipeline latch control circuits from Manchester. Last but not least, we combine test solutions by both the University of Utah and the University of Manchester and bring these into the Link-Joint at-speed test approach.

## 2. Micropipelines

Following publication of Micropipelines [18], many people, including Steve's group at the University of Manchester [5, 6, 10, 11] and including the Tangram team at Philips Research in Eindhoven (Natlab) [2, 3], devised a plethora of self-timed protocols and circuit families for transition and level signaling, including Mousetrap [15] and Click [9]. Keeping track of all that diversity is next to impossible, but the Sparsø-Furber books [16, 17] provide a great service in doing just that.

In 2015, we introduced the Link-Joint model [12] to provide a protocol, family, and circuit independent way to think about self-timed systems. Test methods for self-timed systems drove conception of the Link-Joint model and proved to be remarkably easy to apply. Because the model separates state, in Links, from action, in Joints, testing is easy. Only Links hold state and only Joints do actions and so one can test by merely initializing or scanning Links after forbidding action by enough Joints to stabilize the values stored in Links. The Seitz arbiter in the 1979 Mead-Conway book can bring a self-timed system to a safe stop [14].

The five graphic-style chapters on the subsequent pages unite early research contributions in Micropipeline transition signaling by the University of Manchester, UK [6, 10, 11] and by the University of Utah in Salt Lake City, USA [8] with subsequent research contributions in Mousetrap transition signaling from Columbia University in New York City, USA, and the University of North Carolina in Chapel Hill, USA [1, 7, 15]. We mix these together with the final and long-lasting research contribution of Click by Philips Handshake Solutions in Eindhoven, The Netherlands [9]. We view this mix of asynchronous protocols and self-timed circuit families through our developing Link-Joint model [1, 4, 13]. Reflections and a change of view are often productive of new ideas, and so it is that these graphic-style chapters contain something old, something new, a lot borrowed, and a little blue — more on this after the graphics, in Section 3.

We hope this salute entertains as well as helps its viewers to appreciate the diversity of self-timed systems, the creativity of the people who devised them, and a few of their subtle relationships. We thank Steve Furber (*JGFRS*) for years of friendship and any help he may (or may not) anonymously have given us in years past.

<sup>\*</sup>Authors for correspondence (mroncken@pdx.edu, ivans@cecs.pdx.edu, esimai@pdx.edu).

# **CHAPTER 1**

## Where we meet Micropipeline and Mousetrap and their different ways to implement exactly the same transition signaling protocol...



This is how we will model a simple Micropipeline stage as introduced by Ivan Sutherland in his CACM 1989 Turing Award lecture.

The visible differences with Mousetrap below are the C element and the capture-pass data latches.

The transition signaling protocol is under control of a Muller C element, and captures data myW(A) alternately in the top latch when *c* goes low and in the bottom latch when *c* goes high. The protocol passes data as myR(B), reading the top latch when p=0 and the bottom latch when p=1.

The stage is EMPTY and transparent for data when c=p, and FULL and opaque when  $c\neq p$ .

Here is a simple Mousetrap stage by Montek Singh and Steve Nowick worked out in detail in TVLSI 2007.

Visibly different from Micropipeline are the XNOR and *tin-tout* transition latch.

To see a change in yourT(A) or *tin*, the latch must be transparent, with en=1, which means that the stage is EMPTY.

The stage becomes FULL and opaque, with *en*=0, when *tout or* myT(B) changes.





















Click's flipping flipflop, flipFF, introduced by Ad Peeters et al. in ASYNC 2010 is ideal for connecting transition and level signaling. The Click version that we use comes from our ASYNC 2015 paper and is explored in detail in ASYNC 2019 by Adrian Mardari, Zuzana Jelčicová, and Jens Sparsø as *phase-decoupled*.

We use the flipFF outputs here as both a transition signal and a level signal. For the transition-based part of the design the flipFF output is a transition, but the level-based part sees it as a level signal.

The flipFF does double-duty as "bee" and produces the desired transitions provided we initialize its state properly. The top and bottom pictures use a grey background for transition-based parts, and white for level-based parts.

Link L1 combines Mousetrap with Click to forward data from a design part that uses a transition signaling protocol to Joint J1 which uses a 2-phase (top) or 4-phase (bottom) level signaling protocol. The data are stored by the Mousetrap — replaceable with Micropipeline.

L2 uses Click to store and forward data elements from level-based Joint J1 to transition-based Joint J2.

The 4-phase Click circuits (bottom) are based on our ASYNC 2023 paper.







So, how did we use scan and GO signals to initialize the racetrack in Chapter 2?

We scan Link states and Joint GO signals only, so NOT the arbiters NOR the latches in a Joint MrGO for transition signaling.

We know each Link's initial state: FULL for L1-L2, and EMPTY for L3-L4. In level-signaling, we can set these states once GO=0 for each Joint, but transition signaling requires more preparation because MrGO must stop a specific transition.

So before scanning in the initial Link states, we first scan in the initial state of each MrGO, i.e., the initial state of C element input *a* or transition latch input *tin*. These are set by output *c* or *tout* of the predecessor Link, which we scan while GO=1. This is the point where scan enable signal, *sen*, comes in: *sen* does double duty as a stop signal when GO can't play that role!

Once each MrGO output is set, we freeze it with GO=0. Then, we scan in the initial Link states and data, make runways, and start the race by setting J2.GO=1.



Marly Roncken, Ivan Sutherland, and Ebelechukwu Esimai: Micropipelines United

## 3. Something Old, Something New, Lots Borrowed, a Little Blue

The graphic-style chapters on the previous pages show something old that was already known, something new that we added, and a lot that we borrowed and copied un-exactly from the old into the new.

Although the partitioning of Micropipeline and Mousetrap stages into Links and Joints in Chapter 1 is new, the effect on simple circuits like (ring) FIFOs is unsurprising. We omitted partitioning arbitrated or conditional Micropipeline and Mousetrap computations into Links and Joints, for two reasons. One, explaining more complex computations distracts from what we want to say. Second, most designers know how to implement arbitrated and conditional computations using level signaling. Therefore, as a new intermediary (or final) solution, Chapter 4 shows how to use Click or Click-enhanced Links to connect transition-based Joints to level-based Joints. Thus, we can still mix and match (ring) FIFOs and arithmetic data computations for which signaling protocols work well with computations that involve flow control.

The elephant in the room in Chapter 3 is an old friend, too often ignored. The Sparsø-Furber books alert designers of transition-signaling systems of a potential problem with odd-even numbers of elements in a ring (Figure 9.8)[17]. The scan-programmable solution in Chapter 3, called *bee*, though simple, may be new. That the Click flipFF in Chapter 4 does double-duty as *bee* is a new revelation, favorable to scaling. We expect similar "double-duty" *bees* in the complex Mousetrap stages that Montek Singh presented at the ASYNC 2022 Summer School [1]. This bodes well for transition systems at large.

Also new is the MrGO circuit in Chapter 2, which makes a self-timed transition stop-able. The racetrack simulation waveforms and canopy graph in Chapters 2, 3 and 5 show its use for initialization and test. The scan solutions in Chapter 5 borrow key elements from early test work by both the University of Utah [8] and the University of Manchester [10, 11], and combine these with the new MrGO into an at-speed test approach. New here is the interplay between the GO signals and the scan enable signal, *sen* — *sen* does double-duty as a stop signal when GOs can't play that role because they must allow transitions, as we explain in Chapter 5.

#### **Ethical Statement**

No Micropipeline, Mousetrap or Click circuits, nor any transition or level signals, and certainly no elephants and no bees were harmed in the making of this Festschrift salute.

## References

1. ASYNC Summer School. 2022. https://asyncsymposium.org/async2022/

2. K. van Berkel, R. Burgess, J. Kessels, M. Roncken, F. Schalij, and A. Peeters. 1994. Asynchronous Circuits for Low Power: A DCC Error Corrector. *IEEE Des. Test*, **11**, 22-32. (doi:10.1109/54.282442)

3. K. van Berkel, R. Burgess, J. Kessels, A. Peeters, M. Roncken, F. Schalij, and R. van de Wiel. 1995. A Single-Rail Re-Implementation of a DCC Error Detector Using a Generic Standard-Cell Library. *Proc. WCADM*, 72-79. (doi:10.1109/WCADM.1995.514644)

4. E. Esimai and M. Roncken. 2023. Flexible Compilation and Refinement of Asynchronous Circuits. *Proc. ASYNC*, 109-119. (doi:10.1109/ASYNC58294.2023.10239623)

5. S.B. Furber, P. Day, J.D. Garside, N.C. Paver, and J.V. Woods. 1994. AMULET1: A Micropipelined ARM. *Proc. COMPCON*, 476-485. (doi:10.1109/CMPCON.1994.282880)

6. S.B. Furber and P. Day. 1996. Four-Phase Micropipeline Latch Control Circuits. *TVLSI* **4**, 247-253. (doi:10.1109/92.502196) 7. G. Gill, V. Gupta, and M. Singh. 2008. Performance Estimation and Slack Matching for Pipelined Asynchronous Architectures with Choice, *Proc. ICCAD*, 449-456. (doi:10.1109/ICCAD.2008.4681614)

8. A. Khoche and E. Brunvand. 1994. Testing Micropipelines. *Proc. ASYNC*, 239-246. (doi:10.1109/ASYNC.1994.656316)

9. A. Peeters, F. te Beest, M. de Wit, and W. Mallon. 2010. Click Elements: An Implementation Style for Data-Driven Compilation. *Proc. ASYNC*, 3-14. (doi:10.1109/ASYNC.2010.11)

10. O.A. Petlin and S.B. Furber. 1995. Scan Testing of Micropipelines. *Proc. VTEST*, 296-301. (doi:10.1109/VTEST.1995.512652)

11. O.A. Petlin and S.B. Furber. 1995. Scan Testing of Asynchronous Sequential Circuits. *Proc. GLSVLSI*, 224-229. (doi:10.1109/GLSV.1995.516057)

12. M. Roncken, S. Mettala Gilla, H. Park, N. Jamadagni, C. Cowan, and I. Sutherland. 2015. Naturalized Communication and Testing. *Proc. ASYNC*, 77-84. (doi:10.1109/ASYNC.2015.20).

13. M. Roncken and I. Sutherland. 2020. Chapter 7: Design and Test of High-Speed Asynchronous Circuits. In J. Di and S.C. Smith (eds.) Asynchronous Circuit Applications, *IET*, *London*, *UK*, 113–171. (doi:10.1049/PBCS061E)

14. C. Seitz. Chapter 7: System Timing. 1979. In C. Mead and L. Conway (eds) Introduction to VLSI Systems, pages 218–262. *Addison-Wesley*. (ISBN:978-0-201-04358-7)

15. M. Singh and S.M. Nowick. 2007. MOUSETRAP: High-Speed Transition-Signaling Asynchronous Pipelines. *TVLSI* **15**, 684-698. (doi:10.1109/TVLSI.2007.898732)

16. J. Sparsø and S. Furber (eds). 2001.
Principles of Asynchronous Circuit Design — A Systems Perspective. *Kluwer Academic Publishers. (ISBN:0-7923-7613-7)*

17. J. Sparsø. 2020. Introduction to Asynchronous Circuit Design. *DTU Compute*, Technical University of Denmark. (ISBN:978-87-643-2001-5)

18. I.E. Sutherland. 1989. Micropipelines. *CACM* **32**, 720-738. (10.1145/63526.63532)

19. T.E. Williams, M. Horowitz, R.L. Alverson, and T.S. Yang. 1987. A Self-Timed Chip for Division. *Proc. ARVLSI*, 75-95.