Design and Test of Asynchronous Systems using the Link and Joint model

Dissertation Defense Presentation April 25, 2024

Ebele Esimai

Asynchronous Research Center Department Of Computer Science Portland State University

Acknowledgements

Advisor: Marly Roncken

Committee:

Dr. Mark P. Jones Dr. Andrew Tolmach
Dr. Xiaoyu Song Dr. Gary Delp

Collaborators:

Link-Joint

network

Embrace the many

handshake protocols data storage/coding circuit families, etc.

Rajit Manohar, Yale University

Warren Hunt, University of Texas at Austin

Gary Delp and Mayo Clinic Special Purpose Processor Development Group Team

Ivan Sutherland and Asynchronous Research Center Team

April 25, 2024 PhD Dissertation Defense, Ebele Esimai

Introduction



Asynchronous Systems

- □ no global, periodic and common clock
- □ no global knowledge

but rather:

- □ local communication, synchronization
- local computation and flow control
- multiple implementation styles
 - · Handshake protocol, e.g., 2-phase, 4-phase
 - · Data encoding, e.g., bundled, dual-rail
 - Signaling logic, e.g., level, transition, pulse
 - Circuit family, e.g., Click, GasP, Set-Reset, Mousetrap, RSFQ
 - · Technology, e.g., CMOS, Superconducting

April 25, 2024 PhD Dissertation Defense, Ebele Esimai slide 2

Focus of Dissertation

Goal 1:

Use circuit-neutral Link-Joint networks

slide 1

- to embrace the many
- protocols, data encodings, signaling logics
- circuit families and fabrics
- □ in one design, test, and debug approach

How?

- hide family differences from interfaces
- facilitate mixing protocol and signaling styles


Benefit:

- clear and uniform design and test interfaces
- □ flexibility of implementation decisions
- facilitates collaboration and design reuse

Challenge:

design by hand limits scaling and users

April 25, 2024 PhD Dissertation Defense, Ebele Esimai





Outline Introduction Links and Joints Design Compilation Refinement Test and Debug Uniform Test Approach Showcase Mixing Protocols and Families Conclusion, Contributions and Future Work

PhD Dissertation Defense. Ebele Esimai


slide 5

April 25, 2024





Links and Joints: protocol and model



· terminology:

myturn(p) : TRUE if p has permission to change the Link state

myR(p) : Link data that p can read
 myW(p) : Link data that p can write
 yourturn(p) : relinquish permission

• go : external signal for initialization and test

atomicity:

Link states update all at once when the command terminates

April 25, 2024 PhD Dissertation Defense, Ebele Esimai slide 8

Outline

- Introduction
- Links and Joints
- Design
 - Compilation
 - Refinement
- Test and Debug
 - Uniform Test Approach
- Mixing Protocols and Families
- Conclusion, Contributions and Future Work

April 25, 2024 PhD Dissertation Defense, Ebele Esimai slide 9


Flexible Compilation

Design-Test Flow: Onà

timing analysis, logical effort, technology mapping, layout, etc.

Fabric

integrated circuit (CMOS/SFQ)



Strategy:

- Syntax-directed translation
- based on ACT (Asynchronous Circuit Toolkit) compiler

Source: ACT programs

· data-flow parts in ACT sub-language:

dataflow

control-flow parts in ACT sub-language:
 Communicating Hardware Processes

Target: circuit-neutral Link-Joint networks

Challenge:

- □ not compiler
- · like Philips, Manchester, Caltech, Yale
- but Link-Joint library elements compiled into

April 25, 2024 PhD Dissertation Defense, Ebele Esimai s


Outline


- Introduction
- Links and Joints
- Design
 - Compilation: CHP example
 - Refinemen
- Test and Debug
 - Uniform Test Approach
- Showcase
 - Mixing Protocols and Families
- Conclusion, Contributions and Future Work


April 25, 2024

PhD Dissertation Defense, Ebele Esimai


slide 11










Outline Introduction Links and Joints Design Compilation: Library elements Refinement Test and Debug Uniform Test Approach Showcase Mixing Protocols and Families Conclusion, Contributions and Future Work April 25, 2024 PhD Dissertation Defense, Ebele Esimai slide 15









Outline


- Introduction
- Links and Joints
- Design
 - Compilation
 - Refinement: Data storage refinement example
- Test and Debug
 - Uniform Test Approach
- Showcase
 - Mixing Protocols and Families
- Conclusion, Contributions and Future Work

April 25, 2024


PhD Dissertation Defense, Ebele Esimai


slide 20


Refinement: to store data — or not ACT program fragments: •chp{..p?x1!y1..} •chp{..p!y2?x2..} bidirectional channel: p variables: x1, x2, y1, y2 Path behavior: Link stores data for later part VAR y1 stores data for p Goal: · Avoid data storage in-between $p?x_{1}!y_{1}$ $p!y_2?x_2$ April 25, 2024 PhD Dissertation Defense, Ebele Esimai slide 21





Outline Introduction Links and Joints Design - Compilation Refinement: Selection implementation refinement example Test and Debug - Uniform Test Approach Showcase - Mixing Protocols and Families Conclusion, Contributions and Future Work


























Outline Introduction Links and Joints Design - Compilation - Refinement Test and Debug - Uniform Test Approach: Structural Test example Showcase - Mixing Protocols and Families Conclusion, Contributions and Future Work









Connecting test at all abstraction levels Control-Observation Link-Joint network Hand over key information L13.reg_Amyturn = 0; L13.reg_Bmyturn = 1; □ start: J1.st_ABin = 25; J4.st_ABin = 7; start values where does the operation start Guard • what are the (key) initial values stop point breakpt y "Guard 1 is □ stop: statement 1 at L17A · where does the operation stop L13.reg Amyturn = 0; goto pc2 start point L13.reg Bmyturn = 1; · what are the (key) end values set y 7 J1.st ABin = 7: start values J4.st ABin = 25: Guard stop point breaknt x Expand values later "Guard 2 is statement 2 at L22A □ start-stop values: observation chosen' L13.reg_Amyturn = 0; come from test pattern generation start point goto pc2 L13.reg_Bmyturn = 1; based on hardware fault models set v 7 J1.st ABin = 7: start values J4.st_ABin = 7; □ can be detailed later Exit stop point breakpt x J17 for hardware fault coverage "Out of loop" startup at L13A observation


PhD Dissertation Defense, Ebele Esimai


slide 37


April 25, 2024












Outline Introduction Links and Joints Design Compilation Refinement Test and Debug Uniform Test Approach Showcase Mixing Protocols and Families Conclusion, Contributions and Future Work April 25, 2024 PhD Dissertation Defense, Ebele Esimai slide 43



Future Work

- Deep embedding of Links and Joints into Yale's Asynchronous Circuit Toolkit (ACT)
- Compiler optimizations for Communicating Hardware Processes (CHP) programs (work in progress at Yale)
- Comprehensive test extension into hardware test coverage
- · Model equivalence between abstraction levels

April 25, 2024 PhD Dissertation Defense, Ebele Esimai

My Contributions

- ☐ Link-Joint shared variable semantics and Link-Joint port connection
- ☐ Compilation of ACT programs into Link-Joint networks
 - Adaption of Yale's CHP2PRS compiler to generate Link-Joint networks
- ☐ Implementation of Link-Joint network refinements
- ☐ Unified test and debug translation between abstraction levels
 - Extension of existing relation from Links and Joints, and circuit scan to programs
 - New commands for ACTSIM: skip-comm, gc-retry, goto
- ☐ Identified that initialization determines active-passive/push-pull protocol settings
 - Link variable turn makes old notions for active-passive and push-pull irrelevant
- ☐ Verilog behavioral modules for Links and Joints
 - Implementation and validation of Link-Joint networks and their refinements
 - Python program to automate generation of the Verilog modules and associated testbench

April 25, 2024 PhD Dissertation Defense. Fhele Esimai slide 46

Publications

Ebelechukwu Esimai and Marly Roncken

Flexible Compilation and Refinement of Asynchronous Circuits,

2023 28th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), Beijing, China, 2023, pp. 109-119

Marry Roncken, Ebelechukwu Esimai, Vivek Ramanathan, Warren A. Hunt and Ivan Sutherland State Access for RSFQ Test and Analysis,

IEEE Transactions on Applied Superconductivity, vol. 33, no. 5, pp. 1-7, Aug. 2023

Ebelechukwu Esimai and Marly Roncken

Flexible Active-Passive and Push-Pull Protocols,

IEEE Embedded Systems Letters, vol. 14, no. 3, pp. 139-142, Sept. 2022

Marly Roncken, Ivan Sutherland, and Ebelechukwu Esimai,

Micropipelines United, in A. Brown and A. Yakovlev (eds)

We're going to Need a Bigger Computer - Essays dedicated to Steve Furber on the occasion of his retirement. At Last, University of Manchester Press Unit, 12 January 2024.

ASYNC 2022 Summer School: 3-day online seminar

Rajit Manohar (Yale University), Benjamin Hill (Intel), Montek Singh (University of North Carolina at Chapel Hill), Marly Roncken, Ebelechukwu Esimai, and Ivan Sutherland (Portland State University). The Portland State presentations cover: Links and Joints (1) behavioral design (2) gate-level design.

April 25, 2024 PhD Dissertation Defense, Ebele Esimai slide 47

THANK YOU!

slide 48

April 25, 2024 PhD Dissertation Defense, Ebele Esimai

Compilation: library elements $myturn(P,Q) \land go \rightarrow$ myW(P) := myR(Q); myW(Q) := myR(P);yourturn(trunk,x) $myturn(c,s) \land go \rightarrow$ $\#P \equiv \{myR(Q), myturn(Q)\}$ yourturn(s) \\ evaluate non-probe expressions (get latest values of the variables) \\ arbitrate for one FSM cycle $myturn(c,ev_1..ev_m,ep_1..ep_m,x) \wedge \ go \wedge myR(x)[0]$ $myturn(r,x) \land \ \textbf{\textit{go}} \land myR(x)[0] \ \rightarrow \ yourturn(x)$ \\ return stable probe snapshot $\rightarrow yourturn(ev_1..ev_n, x)$ \\ wait until some guard is TRUE before taking probe snapshots $myturn(r,x) \land go \land myR(x)[1]$ $myturn(c,e_1..e_n,ep_1..ep_m,x) \wedge \ \textbf{\textit{go}} \wedge myR(x)[1] \ \wedge (f'[1] \vee .. \vee f'[k])$ $\rightarrow \mathit{myW}(r) \coloneqq (0 \ \mathit{if} \ \mathit{grant}_x, \mathit{probe} \ \mathit{if} \ \mathit{grant}_{\mathit{probe}}); \ \mathit{yourturn}(r,x)$ $\to yourturn(ep_1..ep_m,x)$ \\ return stable evaluation results $myturn(c,e_1..e_n,ep_1..ep_m,x) \wedge \ \, \textbf{\textit{go}} \wedge myR(x)[2]$ $\rightarrow myW(c) := \{f[1]..f[k]\}; yourturn(c,x)$ April 25, 2024 PhD Dissertation Defense, Ebele Esimai slide 50

Compilation: library elements $yourturn(e_1...e_m, x)$ $yourturn(s_{i+1}, x)$ $yourturn(s_1...s_m, x)$ $myturn(c, e_1..e_m, x) \land go \land myR(x)[1] \rightarrow$ $myturn(c, s_1..s_m, x) \land go \land myR(x)[m] \rightarrow$ $myturn(c, s_1..s_m, x) \land go \land myR(x)[1] \rightarrow$ $myW(c) \coloneqq f\big(myR(e_1..\,e_m)\big);$ yourturn(c, x)yourturn(c, x)yourturn(c, x) $mvturn(b_i,trunk,x) \land qo \land mvR(x)[0] \rightarrow$ $myturn(b_i, trunk, x) \land go \land myR(x)[0] \rightarrow$ $mvturn(b_i.trunk.x) \land ao \land mvR(x)[0] \rightarrow$ $myW(trunk) := myR(b_i);$ vourturn(trunk,x) $myW(trunk) := myR(b_i);$ $myturn(b_i, trunk, x) \land go \land myR(x)[1] \rightarrow$ yourturn(trunk,x) yourturn(trunk,x) $myW(b_i) \coloneqq myR(trunk);$ $myturn(b_i, trunk, x) \land go \land myR(x)[1] \rightarrow$ $myturn(b_i,trunk,x) \wedge \ \textbf{\textit{go}} \wedge myR(x)[1] \ \rightarrow$ $myW(b_i) \coloneqq myR(trunk);$ $yourturn(b_i, x)$ $yourturn(b_i, x)$ $yourturn(b_i, x)$ April 25, 2024 PhD Dissertation Defense, Ebele Esimai