

Design and Test of Asynchronous Systems using the Link and Joint model

Dissertation Defense Presentation
April 25, 2024

Ebele Esimai

Asynchronous Research Center
Department Of Computer Science
Portland State University

Acknowledgements

Advisor: Marly Roncken

Committee:

Dr. Mark P. Jones Dr. Andrew Tolmach
Dr. Xiaoyu Song Dr. Gary Delp

Collaborators:

Rajit Manohar, Yale University
Warren Hunt, University of Texas at Austin
Gary Delp and Mayo Clinic Special Purpose Processor Development Group Team
Ivan Sutherland and Asynchronous Research Center Team

April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 1

Introduction

Soft Watch at The Moment of First Explosion (Salvador Dalí, 1954)



Asynchronous Systems

- **no** global, periodic and common clock
- **no** global knowledge

but rather:

- local communication, synchronization
- local computation and flow control
- multiple implementation styles
 - Handshake protocol, e.g., 2-phase, 4-phase
 - Data encoding, e.g., bundled, dual-rail
 - Signaling logic, e.g., level, transition, pulse
 - Circuit family, e.g., Click, GasP, Set-Reset, Mousetrap, RSFQ
 - Technology, e.g., CMOS, Superconducting

April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 2

Focus of Dissertation

Goal 1:

Use circuit-neutral Link-Joint networks

- to embrace the many
 - protocols, data encodings, signaling logics
 - circuit families and fabrics
- in one design, test, and debug approach

How?


- hide family differences from interfaces
- facilitate mixing protocol and signaling styles

Benefit:

- clear and uniform design and test interfaces
- flexibility of implementation decisions
- facilitates collaboration and design reuse

Challenge:

- design by hand limits scaling and users




April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 3

Focus of Dissertation

Resulting Design-Test Flow:



Goal 2:

Embed Link-Joint into an existing flow

- Yale ACT (Asynchronous Circuit Toolkit)
- to increase scaling and users

How?

- Shallow embedding as middle layer:
 - for free design and test exploration
 - independent of ACT
 - with full re-use of ACT front and back ends
- Circuit-neutral Compilation:
 - from algorithmic ACT programs
 - to circuit-neutral Link-Joint networks
- Targeted Refinement (stepwise):
 - from Link-Joint networks
 - to ACT circuits

April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 4

Outline

- Introduction
- Links and Joints
- Design
 - Compilation
 - Refinement
- Test and Debug
 - Uniform Test Approach
- Showcase
 - Mixing Protocols and Families
- Conclusion, Contributions and Future Work


April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 5

Links and Joints

- communication
- state storage
- state test access



Link-Joint Model:

- circuit-neutral model
- embraces and combines multiple
 - protocols, data encodings, signaling logics
 - circuit families and fabrics

Link-Joint network:

- alternates Links and Joints

Link:

- shares and stores state
- connects two Joints

Joint:

- acts based on Link states
- changes states in (one or more) Links

Built-in initialization and test via:



- external access to Link states
- external go-control of Joint actions

April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 6

Links and Joints: protocol and model



Protocol:

- follows good conversation practice
 - Joints take turns updating the Link state
 - Link tracks whose turn it is

Link:

- has two ports to attach Joints: **A, B**
- has three state variables
 - **turn** points to A if A has the turn, else to B
 - **data_{AtoB}** stores ≥ 0 data bits from A to B
 - **data_{BtoA}** stores ≥ 0 data bits from B to A

Joint:


- Joint port connects to Link port A or B
- port must have turn to change Link state

April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 7

Links and Joints: protocol and model



- **terminology:**
 - *myturn(p)* : TRUE if p has permission to change the Link state
 - *myR(p)* : Link data that p can read
 - *myW(p)* : Link data that p can write
 - *yourturn(p)* : relinquish permission
 - *go* : external signal for initialization and test
- **atomicity:**
Link states update all at once when the command terminates

April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 8

Outline

- Introduction
- Links and Joints
- Design
 - Compilation
 - Refinement
- Test and Debug
 - Uniform Test Approach
- Mixing Protocols and Families
- Conclusion, Contributions and Future Work

April 25, 2024


PhD Dissertation Defense, Ebele Esimai

slide 9

Flexible Compilation

Design-Test Flow:

Qnà



Strategy:

- Syntax-directed translation
- based on ACT (Asynchronous Circuit Toolkit) compiler

Source: ACT programs

- data-flow parts in ACT sub-language:

dataflow

- control-flow parts in ACT sub-language:

Communicating Hardware Processes

Target: circuit-neutral Link-Joint networks

Challenge:

- **not compiler**
 - like Philips, Manchester, Caltech, Yale
- **but Link-Joint library elements** compiled into

April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 10

Outline

- Introduction
- Links and Joints
- Design
 - Compilation: **CHP example**
 - Refinement
- Test and Debug
 - Uniform Test Approach
- Showcase
 - Mixing Protocols and Families
- Conclusion, Contributions and Future Work


April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 11

Compilation: CHP

```
defproc onebuf
(chan?(int) L;
chan!(int) R)
{
  int x ;
  chp {
    * [ L?x ; R!x ]
  }
}
```




April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 12

Compilation: CHP

```
defproc onebuf
(chan?(int) L;
chan!(int) R)
{
  int x ;
  chp {
    * [ L?x ; R!x ]
  }
}
```



April 25, 2024


PhD Dissertation Defense, Ebele Esimai

slide 13

Compilation: CHP

```
defproc onebuf
(chan?(int) L;
chan!(int) R)
{
  int x ;
  chp {
    * [ L?x ; R!x ]
  }
}
```

```
defproc
FIFO2_controlflow
(chan?(int) L;
chan!(int) R)
{
  onebuf b0, b1;
  b0.L=L ;
  b0.R=b1.L ;
  b1.R=R
}
```



April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 14

Outline

- Introduction
- Links and Joints
- Design
 - Compilation: Library elements
 - Refinement
- Test and Debug
 - Uniform Test Approach
- Showcase
 - Mixing Protocols and Families
- Conclusion, Contributions and Future Work

April 25, 2024

PhD Dissertation Defense, Ebele Esimai


slide 15

Compilation: library elements

Variable icon:



Variable basic Link-Joint network:



Variable control flow:



Variable guarded command specification:

- $myturn(r) \wedge myturn(x) \wedge go \rightarrow myW(r) := myR(x); yourturn(r)$
- $myturn(w) \wedge myturn(x) \wedge go \rightarrow myW(x) := myR(w); yourturn(w)$


April 25, 2024

PhD Dissertation Defense, Ebele Esimai


slide 16

Compilation: library elements


Transfer icon:



Transfer basic Link-Joint network:



Transfer control flow:



Transfer guarded command specification:

- $myturn(c, in, out, x) \wedge go \wedge myR(x)[0] \rightarrow yourturn(in, x)$
- $myturn(c, in, out, x) \wedge go \wedge myR(x)[1] \rightarrow myW(out) := myR(in); yourturn(out, x)$
- $myturn(c, in, out, x) \wedge go \wedge myR(x)[2] \rightarrow yourturn(c, x)$

April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 17

Outline

- Introduction
- Links and Joints
- Design
 - Compilation
 - Refinement
- Test and Debug
 - Uniform Test Approach
- Showcase
 - Mixing Protocols and Families
- Conclusion, Contributions and Future Work

April 25, 2024


PhD Dissertation Defense, Ebele Esimai

slide 18

Flexible Refinement

Design-Test Flow:

Qnà



Strategy:

- stepwise decisions for design and test

Source:

- circuit-neutral Link-Joint networks

Target:

- Link-Joint networks
- gate-level circuits

Challenge:

- preserve relation to program

Link-Joint Network Refinement examples:

- protocol e.g., 2-phase and 4-phase
- signaling e.g., level, transition, and pulse logic
- data encodings e.g., bundled and dual-rail data
- data storage e.g., where and where not
- test e.g., throughput counters, variables to control and observe
- selection e.g., arbitrated, priority-ordered, round-robin

April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 19

Outline

- Introduction
- Links and Joints
- Design
 - Compilation
 - **Refinement: Data storage refinement example**
- Test and Debug
 - Uniform Test Approach
- Showcase
 - Mixing Protocols and Families
- Conclusion, Contributions and Future Work

April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 20

Refinement: to store data — or not

ACT program fragments:


- `chp{..p?x1!y1..}`
- `chp{..p!y2?x2..}`
- bidirectional channel: **p**
- variables: **x1, x2, y1, y2**

Path behavior:

- Link stores data for later part
- VAR **y1** stores data for **p**

Goal:

- Avoid data storage in-between



April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 21

Refinement: to store data — or not

ACT program fragments:

- `chp{..p?x1!y1..}`
- `chp{..p!y2?x2..}`
- bidirectional channel: **p**
- variables: **x1, x2, y1, y2**

Path behavior:


- Link stores data for later part
- VAR **y1** stores data for **p**

Goal:

- Avoid data storage in-between

Solution 1:

- keep internal storage (VAR)
- store data *FROM* chan
- **no** storage otherwise



April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 22

Outline

- Introduction
- Links and Joints
- Design
 - Compilation
 - **Refinement: Selection implementation refinement example**
- Test and Debug
 - Uniform Test Approach
- Showcase
 - Mixing Protocols and Families
- Conclusion, Contributions and Future Work


April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 23

Refinement: which selection?


Non-deterministic selection:



guarded command specification:

$$\begin{aligned} \text{myturn}(c, g, s_1..s_m, x) \wedge go &\rightarrow \\ \text{myR}(x)[0] &\rightarrow \text{yourturn}(g, x) \\ \text{myR}(x)[1] \wedge \text{myR}(g)[i] &\rightarrow \text{yourturn}(s_{i+1}, x) \\ \text{myR}(x)[2] &\rightarrow \text{yourturn}(c, x) \end{aligned}$$

Implementation 1: with arbitration



guarded command specification:

$$\begin{aligned} \text{myturn}(c, sg, s_1..s_m, x) \wedge go &\rightarrow \\ \text{myR}(x)[0] &\rightarrow \text{yourturn}(sg, x) \\ \text{myR}(x)[1] \wedge \text{myR}(sg)[i] &\rightarrow \text{yourturn}(s_{i+1}, x) \\ \text{myR}(x)[2] &\rightarrow \text{yourturn}(c, x) \end{aligned}$$


April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 24

Refinement: which selection?

Implementation 2: with round-robin



guarded command specification:

$$\begin{aligned} \text{myturn}(c, g, r, s_1..s_m, x) \wedge go &\rightarrow \\ \text{myR}(x)[0] &\rightarrow \text{yourturn}(g, x) \\ \text{myR}(x)[1] \wedge \text{myR}(r)[k] \wedge g[k] &\rightarrow \text{yourturn}(s_{k+1}, r, x) \\ \text{myR}(x)[1] \wedge \text{myR}(r)[k] \wedge (g[0] \vee \dots \vee g[m-1]) \wedge \neg g[k] &\rightarrow \text{yourturn}(r) \\ \text{myR}(x)[2] &\rightarrow \text{yourturn}(c, x) \end{aligned}$$

April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 25

Outline

- Introduction
- Links and Joins
- Design
 - Compilation
 - Refinement: Mapping to circuits
- Test and Debug
 - Uniform Test Approach
- Showcase
 - Mixing Protocols and Families
- Conclusion, Contributions and Future Work


April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 26

Refinement: which circuit family?

Click Link:
2-phase + bundled data




April 25, 2024

PhD Dissertation Defense, Ebele Esimai


slide 27

Refinement: which circuit family?

GasP Link:
2-phase + bundled data



Set-Reset Link:
2-phase + bundled data




April 25, 2024

PhD Dissertation Defense, Ebele Esimai


slide 28

Refinement: which protocol?

COPY Joint:
2-phase protocol



COPY Joint:
4-phase protocol



April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 29

Outline

- Introduction
- Links and Joints
- Design
 - Compilation
 - Refinement
- Test and Debug
 - Uniform Test Approach
- Showcase
 - Mixing Protocols and Families
- Conclusion, Contributions and Future Work

April 25, 2024

PhD Dissertation Defense, Ebele Esimai


slide 30

Test and Debug

```
defproc FIFO(){
  chan(int<8>) b1; chan(int<8>) b2;
  chan(int<8>) b3; ...
  dataflow { b1 -> b2; b2 -> b3;
            b3 -> b4; ...
  }
}
```

To test algorithmic programs

- so many lines – so few exports
- use
 - **interactive code debug**
 - to read/write states and set breakpoints
 - for single- and multi-step tests



To test Link-Joint networks

- so many Links, Joints - so few external ports
- use
 - **Link variables and Joint go signals**
 - to access states and enable/disable actions
 - for single-step and multi-step tests



To test hardware


- so many wires – so few pins
- use
 - **scan**
 - to read/write states and **go**
 - with a small number of pins
 - **MrGO** to permit and prohibit actions
 - for single- and multi-step tests

April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 31

Test and Debug



Existing:

- 1-to-1 relation between Link-Joint states/go and circuit-level scan

Goal:

- Extend this relation to the ACT program level
- Develop tests at the program level, and translate down

April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 32

Outline

- Introduction
- Links and Joints
- Design
 - Compilation
 - Refinement
- Test and Debug
 - Uniform Test Approach: **Structural Test example**
- Showcase
 - Mixing Protocols and Families
- Conclusion, Contributions and Future Work

April 25, 2024


PhD Dissertation Defense, Ebele Esimai

slide 33

Structural test: Greatest Common Divisor

Program

```
defproc gcd2
(chan?(int) X,Y; chan!(int) O)
{
  int x, y;
  chp {
    *[pc1: X?x, Y?y;
    pc2: *[y > x ->
      log("Guard 1");
      pc3: y := y - x
    [] x > y ->
      log("Guard 2");
      pc4: x := x - y
    ];
    log("Out of loop");
    pc5: O!x
  }
}
```



April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 34

Structural test: Greatest Common Divisor

Program

```
defproc gcd2
(chan?(int) X,Y; chan!(int) O)
{
  int x, y;
  chp {
    *[pc1: X?x, Y?y;
    pc2: *[y > x ->
      log("Guard 1");
      pc3: y := y - x
    [] x > y ->
      log("Guard 2");
      pc4: x := x - y
    ];
    log("Out of loop");
    pc5: O!x
  }
}
```

Simulated with ACTSIM,
a language simulator in the Yale ACT tool suite

ACTSIM Script	ACTSIM Output
1. watch x y	[0] <[env] y := 25 (0x19)
2. breakpt x	[0] <[env] x := 7 (0x7)
3. breakpt y	[0] <> Guard 1 chosen
4. goto pc2	[10] <> y := 18 (0x12)
5. set y 25	[10] <> *** breakpoint y
6. set x 7	[10] <[env] y := 7 (0x7)
7. cycle	[10] <[env] x := 25 (0x19)
8. goto pc2	[10] <> Guard 2 chosen
9. set y 7	[20] <> x := 18 (0x12)
10. set x 25	[20] <> *** breakpoint x
11. cycle	[10] <[env] x := 25 (0x19)
12. cycle	[30] <> Guard 2 chosen
13. goto pc2	[40] <> x := 11 (0xB)
14. set y 7	[40] <> *** breakpoint x
15. set x 7	[40] <[env] x := 7 (0x7)
16. cycle	[40] <> Out of loop

April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 35

Structural test: Greatest Common Divisor

Verilog testbench

```

1. initial begin
2. $dumpvars();


3. // Guard 1: y > x
4. // Disable all Joint actions.
5. go[18:1] = {18{1'b0}}; #10

6. // Goto pc2, which is L13B.
7. L13.reg_Amyturn = 0;
8. L13.reg_Bmyturn = 1;
9. // Set VAR y & VAR x to guard 1 true
10. J1.st_ABin = 25; // Var y
11. J4.st_ABin = 7; // Var x

12. // Enable Joints for guard selection
13. go[15] = 1'b1; // SEL J15
14. go[10] = 1'b1; // E J10
15. go[5:4] = 2'b11; // RMUX x J5, VAR x J4
16. go[2:1] = 2'b11; // RMUX y J2, VAR y J1

17. // Run long enough
18. #220
19. // Check selection of statement 1 at L17B.
...

```



April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 36

Connecting test at all abstraction levels

Control-Observation	Program	Link-Joint network
Guard 1	start point	goto pc2 L13.reg_Amyturn = 0; L13.reg_Bmyturn = 1;
	start values	set y 25 set x 7 J1.st_ABin = 25; J4.st_ABin = 7;
	stop point	breakpt y J11
Guard 2	start point	goto pc2 L13.reg_Amyturn = 0; L13.reg_Bmyturn = 1;
	start values	set y 7 set x 25 J1.st_ABin = 7; J4.st_ABin = 25;
	stop point	breakpt x J13
Exit	start point	goto pc2 L13.reg_Amyturn = 0; L13.reg_Bmyturn = 1;
	start values	set y 7 set x 7 J1.st_ABin = 7; J4.st_ABin = 7;
	stop point	breakpt x J17
stop observation	"Out of loop"	startup at L13A

Hand over key information

start:

- where does the operation start
- what are the (key) initial values

stop:

- where does the operation stop
- what are the (key) end values

Expand values later

start-stop values:

- come from test pattern generation
- based on hardware fault models
- **can be detailed later**
- for hardware fault coverage

April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 37

Outline


- Introduction
- Links and Joints
- Design
 - Compilation
 - Refinement
- Test and Debug
 - Uniform Test Approach
- Showcase
 - Mixing Protocols and Families
- Conclusion, Contributions and Future Work

April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 38

Mixing Circuit Families




April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 39

Mixing Circuit Families




April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 40

Mixing Protocols




April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 41

Mixing Signaling Logics



April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 42

Outline

- Introduction
- Links and Joints
- Design
 - Compilation
 - Refinement
- Test and Debug
 - Uniform Test Approach
- Showcase
 - Mixing Protocols and Families
- Conclusion, Contributions and Future Work

April 25, 2024

PhD Dissertation Defense, Ebele Esimai


slide 43

Conclusion

“Make it easy to insert asynchrony appropriate for each design part”

Resulting Design-Test Flow:

Qnà



Created: Qnà

- Design and test flow for asynchronous systems
- based on:
 - Link-Joint model — as middle layer
 - Yale ACT design flow — above and below
- to:
 - embrace the many asynchronous styles
 - scale applications and users

Benefits:

- General and flexible design, test, and debug
- Supportive of collaboration

Implementation styles investigated include:

- 2- and 4-phase protocols
- bundled and dual-rail data encodings
- level- and pulse- and transition- signaling logics
- Click, GasP, Set-Reset, Mousetrap, Micropipelines and Superconducting families

April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 44

Future Work

- Deep embedding of Links and Joints into Yale's Asynchronous Circuit Toolkit (ACT)
- Compiler optimizations for Communicating Hardware Processes (CHP) programs (work in progress at Yale)
- Comprehensive test extension into hardware test coverage
- Model equivalence between abstraction levels

April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 45

My Contributions

- Link-Joint shared variable semantics and Link-Joint port connection
- Compilation of ACT programs into Link-Joint networks
 - Adaption of Yale's CHP2PRS compiler to generate Link-Joint networks
- Implementation of Link-Joint network refinements
- Unified test and debug translation between abstraction levels
 - Extension of existing relation from Links and Joints, and circuit scan to programs
 - New commands for ACTSIM: *skip-comm*, *gc-retry*, *goto*
- Identified that initialization determines active-passive/push-pull protocol settings
 - Link variable *turn* makes old notions for active-passive and push-pull irrelevant
- Verilog behavioral modules for Links and Joints
 - Implementation and validation of Link-Joint networks and their refinements
 - Python program to automate generation of the Verilog modules and associated testbench

April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 46

Publications

Ebelechukwu Esimai and Marly Roncken
[Flexible Compilation and Refinement of Asynchronous Circuits](#),
2023 28th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), Beijing, China, 2023, pp. 109-119

Marly Roncken, Ebelechukwu Esimai, Vivek Ramanathan, Warren A. Hunt and Ivan Sutherland
[State Access for RSFQ Test and Analysis](#),
IEEE Transactions on Applied Superconductivity, vol. 33, no. 5, pp. 1-7, Aug. 2023

Ebelechukwu Esimai and Marly Roncken
[Flexible Active-Passive and Push-Pull Protocols](#),
IEEE Embedded Systems Letters, vol. 14, no. 3, pp. 139-142, Sept. 2022

Marly Roncken, Ivan Sutherland, and Ebelechukwu Esimai,
[Micropipelines United](#), in A. Brown and A. Yakovlev (eds)
[We're going to Need a Bigger Computer - Essays dedicated to Steve Furber on the occasion of his retirement. At Last](#), University of Manchester Press Unit, 12 January 2024.

[ASYNC 2022 Summer School: 3-day online seminar](#)

Rajit Manohar (Yale University), Benjamin Hill (Intel), Montek Singh (University of North Carolina at Chapel Hill), Marly Roncken, Ebelechukwu Esimai, and Ivan Sutherland (Portland State University).
The Portland State presentations cover: Links and Joints (1) behavioral design (2) gate-level design.


April 25, 2024

PhD Dissertation Defense, Ebele Esimai

slide 47

THANK YOU!

Compilation: library elements



Compilation: library elements

