You are here


Selected talks

  • ARC movie: Paradigm Shift.
  • Ivan Sutherland: Technology and Courage. This text is based on a lecture Ivan gave at Carnegie Mellon University (CMU) in 1982. It was the first, and nearly the only, non-technical lecture he has ever given. His daughter, Juliet, encouraged him to publish it, so that others, especially young people, may garner value from it. In Ivan's words: "Perhaps experience has something to offer youth." The text was eventually published by ACM Press in 1991, in the CMU Computer Science 25th Anniversary Commemorative. The version on this web site was reprinted by Sun Microsystems Laboratories with permission of the ACM press, as a courtesy to those who may wish a copy. Enjoy!
  • Ivan's position statement for the "Computer Architecture" panel chaired by David Patterson at the ACM Turing Centenary Celebration, July 2012: The Tyranny of the Clock.
  • Marly and Ivan's joint talk series at Nanyang Technological Institute in Singapore, and at Shanghai Jiao Tong University and Fudan University in Shanghai, January-February 2016 : Understanding Self-Timed Circuits.

Selected references that we use with asynchronous regularity

  • Ivan Sutherland: Micropipelines (ACM link) or download directly from our web site at (paper). In Communications of the ACM, Volume 32, Issue 6, pages 720-738, June 1989.
  • Ivan Sutherland, Bob Sproull, David Harris: Logical Effort: Designing Fast CMOS Circuits (ACM link) or view a summary at (Wikipedia). Morgan Kaufmann Publishers Inc. 1999. Circuits designed at the ARC use transistor sizes that are calculated using the Theory of Logical Effort to obtain (1) sufficiently short rise and fall times that enable us to work in the digital rather than analog domain, (2) correct digital behavior in the presence of (self-timed) loops, and (3) a good first-order path delay model based on counting the number of gates on a path.
  • Jens Sparso and Steve Furber: Principles of Asynchronous Circuit Design - A Systems Perspective (digital version). Kluwer Academic Publishers, 2001.
  • Ivan Sutherland and Scott Fairbanks: GasP: A Minimal FIFO Control (IEEE link) or download directly from (paper). Published in Proc. IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), pages 46-53, 2001. The first paper on GasP circuits published by Sun Microsystems (now Oracle). It received the Best Paper Award at ASYNC 2001. At the ARC, we work extensively with GasP circuits. The Weaver chip (see ARC reports) was designed using so-called 6-4 GasP circuits. These differ from the 4-2 GasP circuits in this first publication in that they have a forward latency, reverse latency, and cycle time of respectively 6, 4, and 6+4=10 (rather than 4, 2, and 4+2=6) gate delays.
  • Peter Beerel and Marly Roncken: Low Power and Energy Efficient Asynchronous Design (ASP-JOLPE link) or download directly from (paper). In Journal of Low Power Electronics (JOLPE), Volume 3, Number 3, pages 234-253, December 2007.
  • Ad Peeters, Frank te Beest, Mark de Wit, and Willem Mallon: Click Elements: An Implementation Style for Data-Driven Compilation (IEEE link) or download directly from our web site at (paper). Published in Proc. IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), pages 3-14, 2010. One of the first (and last) papers on Click circuits and data-driven (as opposed to control-driven) compilation by Philips Handshake Solutions. Willem Mallon, one of the authors of this paper, spent two years at the ARC, and introduced us to both Click and its compiler. During his stay, Willem developed a follow-up compiler version, called ARCwelder, which lies at the basis of a number of our research projects.

Selected ARC reports

  • Swetha Mettala Gilla: Distance Constraint Graph: A Graphical Representation for GasP circuits, showing how Relative Timings constrain the Module Distances. This 2009 ARC report extends the 2010 publication by Prasad Joshi (see publications below) to long wire distance models, and introduces the notion of Distance Constraint Graph. This report forms the basis of Swetha's ASYNC 2010 publication on Long-Range GasP.
  • Willem Mallon and Klaus Ully: High-performance Self-timed Processing Networks. This 2011 ARC report describes how to build a microprocessor, called LEETL, using only simple pipeline controllers.
  • Willem Mallon: Bounded Bundled Data. This 2011 ARC report describes a more general solution approach for data versus control setup and hold time specification and validation, compared to the standard bundled-data self-timed design approach. Willem built this solution into our silicon compiler, ARCwelder. Hoon Park embedded it in his timing verification framework, ARCtimer (see publications below).
  • Ivan Sutherland, Marly Roncken, Navaneeth Jamadagni, Chris Cowan, and Swetha Mettala Gilla: The Weaver, an 8x8 Crossbar Experiment. This 2015 ARC report gives a design overview, circuit schematics, and test measurements for the Weaver, a self-timed 8x8 crossbar experiment built in 40nm CMOS by TSMC. Weaver and Anvil, two separate experiments on this 40nm CMOS chip are the first experiments designed and tested using our new point of view on how to design and test self-timed systems (see ASYNC 2015 publication below). We took the chip with us to ASYNC 2015 for live demos. The ARC has multiple ongoing student projects that use the Weaver and Anvil to explore and examine self-timed behaviors live.

Selected publications